



## SSC8640GS1

### N and P-Channel Enhancement Mode Power MOSFET

#### ➤ Features


##### N-Channel

V <sub>DS</sub>	V <sub>GS</sub>	R <sub>DS(ON)</sub> Typ.	I <sub>D</sub>
40V	±20V	15mΩ@10V	8A
		20mΩ@4V5	

##### P-Channel

V <sub>DS</sub>	V <sub>GS</sub>	R <sub>DS(ON)</sub> Typ.	I <sub>D</sub>
-40V	±20V	26mΩ@-10V	-7A
		34mΩ@-4V5	


#### ➤ Pin configuration



**SOP-8**

#### ➤ Description

The SSC8640GS1 uses advanced trench technology to provide excellent RDS(ON) and low gate charge. The complementary MOSFETs may be used to form a level shifted high side switch, and for a host of other applications.




**Pin Configuration (Top View)**

#### ➤ Applications

- PWM Applications
- Load Switch
- DC-DC Converters
- Wireless Chargers

#### ➤ Ordering Information

Device	Package	Shipping
SSC8640GS1	SOP-8	2500/Reel



**Marking (Top View)**



➤ **Absolute Maximum Ratings ( $T_A=25^{\circ}\text{C}$  unless otherwise noted)**

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-to-Source Voltage	$V_{DSS}$	40	-40	V
Gate-to-Source Voltage	$V_{GSS}$	$\pm 20$	$\pm 20$	V
Continuous Drain Current <sup>c</sup>	$I_D$	8	-7	A
Pulsed Drain Current <sup>b</sup>	$I_{DM}$	40	-30	A
Power Dissipation <sup>c</sup>	$P_D$	2	2	W
Operation junction temperature	$T_J$	-55 to 150	-55 to 150	$^{\circ}\text{C}$
Storage temperature range	$T_{STG}$	-55 to 150	-55 to 150	$^{\circ}\text{C}$

➤ **Thermal Resistance Ratings ( $T_A=25^{\circ}\text{C}$  unless otherwise noted)**

Symbol	Parameter	Channel	Ratings	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance <sup>a</sup>	N-Channel	63	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance <sup>a</sup>	P-Channel	63	

Note:

- The value of  $R_{\theta JA}$  is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz.copper, in a still air environment with  $T_A=25^{\circ}\text{C}$ . The value in any given application depends on the user's specific board design. The current rating is based on the  $t \leq 10\text{s}$  thermal resistance rating.
- Repetitive rating, pulse width limited by junction temperature.
- The power dissipation  $P_D$  is based on  $T_{J(MAX)}=150^{\circ}\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.



➤ **N-Channel Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)**


Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	40			V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250uA	1	1.5	2	V
Drain-Source On-Resistance	R <sub>Ds(on)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8A		15	21	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 4A		20	29	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 40V, V <sub>GS</sub> = 0V			-1	μA
Gate-Source Leak Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V			±100	nA
Transconductance	G <sub>FS</sub>	V <sub>DS</sub> = 5V, I <sub>D</sub> = 8A		35		s
Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0V, I <sub>S</sub> = 8A		0.8	1.2	V
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, f = 1MHz		920		pF
Output Capacitance	C <sub>OSS</sub>			96		
Reverse Transfer Capacitance	C <sub>RSS</sub>			94		
Total Gate Charge	Q <sub>G</sub>	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 20V, I <sub>D</sub> = 8A		29		nC
Gate to Source Charge	Q <sub>GS</sub>			4		
Gate to Drain Charge	Q <sub>GD</sub>			6		
Turn-on Delay Time	T <sub>D(ON)</sub>	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 20V, R <sub>L</sub> = 2.5Ω, R <sub>GEN</sub> = 3Ω,		5.3		ns
Rise Time	T <sub>r</sub>			13		
Turn-off Delay Time	T <sub>D(OFF)</sub>			22		
Fall Time	T <sub>f</sub>			11		

➤ **P-Channel Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)**


Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-40			V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250uA	-1	-1.5	-2	V
Drain-Source On-Resistance	R <sub>Ds(on)</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -7A		26	45	mΩ
		V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -4A		34	55	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -40V, V <sub>GS</sub> = 0V			-1	μA
Gate-Source Leak Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V			±100	nA
Transconductance	G <sub>FS</sub>	V <sub>DS</sub> = -5V, I <sub>D</sub> = -7A		20		s
Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0V, I <sub>S</sub> = -7A			-1.2	V
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = -20V, V <sub>GS</sub> = 0V, f = 1MHz		1120		pF
Output Capacitance	C <sub>OSS</sub>			120		
Reverse Transfer Capacitance	C <sub>RSS</sub>			108		
Total Gate Charge	Q <sub>G</sub>	V <sub>GS</sub> = -20V, V <sub>DS</sub> = -10V, I <sub>D</sub> = -7A		22		nC
Gate to Source Charge	Q <sub>GS</sub>			2.2		
Gate to Drain Charge	Q <sub>GD</sub>			5		
Turn-on Delay Time	T <sub>D(ON)</sub>	V <sub>GS</sub> = -10V, V <sub>DS</sub> = -20V, R <sub>L</sub> = 2.9Ω, R <sub>G</sub> = 6Ω,		7.5		ns
Rise Time	T <sub>r</sub>			5.4		
Turn-off Delay Time	T <sub>D(OFF)</sub>			19		
Fall Time	T <sub>f</sub>			7.2		




➤ **N-Channel Typical Performance Characteristics ( $T_A=25^\circ\text{C}$  unless otherwise noted)**




**Output Characteristics**



**Transfer Characteristics**




**On-Resistance vs. Drain Current**




**On-Resistance vs. Gate-to-Source Voltage**





**Capacitance**




**On-Resistance vs. Junction Temperature**




➤ P-Channel Typical Performance Characteristics ( $T_A = 25^\circ\text{C}$  unless otherwise noted)






**On-Resistance vs. Junction Temperature**



**Figure 11 Normalized Maximum Transient Thermal Impedance**

## ➤ Package Information



## DISCLAIMER

AFSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. AFSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.